

VHDL in Practice

Instructor:

Dr. Ahmad El-Banna

DAY#1
SUMMER 2016



(1)

Agenda

Course Instructor

Course References

Course Contents

A look on CAD Design

Quick Intro. to VHDL

- Basic language concepts
- Basic design methodology
- IDE Overview
- Examples

Course Instructor

- **Dr. Ahmad EL-Banna**
 - B.Sc. in Telecommunications and Electronics, Fac. of Eng. at Shoubra, Benha Univ. 2005.
 - 9-month Diploma in Embedded Systems, ITI, 2008.
 - M.Sc. in Telecommunications and Electronics, Fac. of Eng. at Shoubra, Benha Univ. 2011.
 - PhD. in Telecommunications and Electronics, E_JUST Univ., 2014.
 - Visiting Researcher , Wireless Communications Lab, Osaka University, 2013-2014.
 - Find more at
 - www.bu.edu.eg/staff/ahmad.elbanna

Your turn !

- About You
 - Graduation
 - Year
 - Univ

Course Contents



- Basics of VHDL
- VHDL in depth
- Examples and Projects

Course References



- **VHDL Tutorial: Learn by Example** by Weijun Zhang
 - <http://esd.cs.ucr.edu/labs/tutorial/>
- **“Introduction to VHDL”** presentation by Dr. Adnan Shaout, *The University of Michigan-Dearborn*
- **The VHDL Cookbook**, Peter J. Ashenden, 1st edition, 1990.

TREND IN MICROELECTRONICS

Moore's Law



System on Chip & System of Systems



THE DESIGN CHALLENGES

Many Design Tasks

- System specification (functionality and requirements)
- Hardware/software trade-offs
- Architecture selection and exploration
- Analysis and simulation
- Synthesis and optimization
- Implementation
- Testing and design for testability
- Verification and validation
- Design management: cooperation between tools, design flow, etc.

Design Objectives

- Unit cost: the cost of manufacturing each copy of the system, excluding NRE cost.
- NRE cost (Non-Recurring Engineering cost): The one-time cost of designing the system.
- Size: the physical space required by the system.
- Performance: the execution time or throughput .
- Power: the amount of power consumed by the system.
- Testability: the easiness of testing the system to make sure that it works correctly.
- Flexibility: the ability to change the functionality of the system without incurring heavy NRE cost.
- Correctness, safety, etc.

The Main Challenges

- System complexity
- Increasing functionality and diversity
- Increasing performance
- Stringent design requirements
- Low cost and low power
- Dependability: reliability, safety and security
- Testability and flexibility
- Technology challenges for cost-efficient implementation
- Deep submicron effects (e.g., cross talk and soft errors)

Possible Solutions:

- Powerful design methodology and CAD tools.
- Advanced architecture (modularity).
- Extensive design reuse.

VHDL BASICS

VHDL

- Hardware description languages (HDL)
 - Language to describe hardware
 - Two popular languages
 - **VHDL: Very High Speed Integrated Circuits Hardware Description Language**
 - Developed by US DOD from 1983
 - IEEE Standard 1076-1987/1993/200x
 - Based on the ADA language
 - **Verilog**
 - IEEE Standard 1364-1995/2001/2005
 - Based on the C language
- Applications of HDL:
 - Model and document digital systems
 - Different levels of abstraction
 - Behavioral, structural, etc.
 - Verify design
 - Synthesize circuits
 - Convert from higher abstraction levels to lower abstraction levels


Modeling Digital Systems

- VHDL is for coding models of a digital system...
- Reasons for modeling
 - requirements specification
 - documentation
 - testing using simulation
 - formal verification
 - synthesis
- Goal
 - most 'reliable' design process, with minimum cost and time
 - avoid design errors!

Basic VHDL Concepts

- Main Terms
 - Interfaces -- i.e. ports
 - Behavior
 - Structure
 - Test Benches
 - Analysis, simulation
 - Synthesis
- VHDL is a programming language that allows one to model and develop complex digital systems in a dynamic environment.
- Object Oriented methodology -- modules can be used and reused.
- Allows you to designate in/out ports (bits) and specify behavior or response of the system.
- But VHDL is NOT C ...
There are some similarities, as with any programming language, but syntax and logic are quite different.

3 ways to DO IT -- the VHDL way



Modeling the Dataflow way

- uses statements that defines the actual flow of data.....

such as,

$x \leq y$ -- this is NOT less than equal to
 -- told you its not C


this assigns the boolean signal x to the value of boolean signal y...

i.e. $x = y$

this will occur whenever y changes....

Jumping right in to a Model

- lets look at a SR latch model -- doing it the dataflow way.....
ignore the extra junk for now –




```
entity latch is
  port (s,r : in bit;
        q,nq : out bit);
end latch;
```

```
architecture dataflow of latch is
begin
  q<=r nor nq;
  nq<=s nor q;
end dataflow;
```

Modeling Interfaces

- Entity declaration
 - describes the input/output ports of a module



Basic Constructs

- Comments
- Objects
 - Signals
 - Variables
 - Constants

```
-----  
-- example to show the caveat of the out mode  
-----  
architecture arch of mode_demo is  
    signal ab: std_logic; -- ab is the internal signal  
begin  
    ab <= a and b;  
    x <= ab;                -- ab connected to the x output  
    y <= not ab;  
end eg_arch ;
```

```
constant BUS_WIDTH: integer := 32;  
constant BUS_BYTES: integer := BUS_WIDTH / 8;
```

Data Types in vhdl

- **IEEE1164_std_logic package** contains the basic standard logic.
- **IEEE numeric_std package** contains the arithmetic operations.
- Examples of data types :
 - integer: minimal range: $-(2^{31}-1)$ to $2^{31}-1$
 - boolean: (false, true)
 - bit: ('0', '1')
 - bit_vector: a one-dimensional array of bits

Data Types in vhdl..

IEEE std_logic_1164 package

- New data type: std_logic, std_logic_vector
- std_logic:
 - '0', '1': forcing logic '0' and forcing logic 1
 - 'Z': high-impedance, as in a tri-state buffer.
 - 'L' , 'H': weak logic 0 and weak logic 1, as in wired logic.
 - 'U': for uninitialized.
 - '-': don't-care.
- std_logic_vector
 - EX: signal a: std_logic_vector(7 downto 0);

Operators in vhdl

| operator | description | data type of operand a | data type of operand b | data type of result |
|----------|----------------|--------------------------|------------------------|--------------------------|
| a ** b | exponentiation | integer | integer | integer |
| abs a | absolute value | integer | | integer |
| not a | negation | boolean, bit, bit_vector | | boolean, bit, bit_vector |
| a * b | multiplication | integer | integer | integer |
| a / b | division | | | |
| a mod b | modulo | | | |
| a rem b | remainder | | | |
| + a | identity | integer | | integer |
| - a | negation | | | |
| a + b | addition | integer | integer | integer |
| a - b | subtraction | | | |
| a & b | concatenation | 1-D array, element | 1-D array, element | 1-D array |

Operators in vhdl..

| | | | | |
|----------------|------------------------|------------|---------|------------|
| a sll b | shift left logical | bit_vector | integer | bit_vector |
| a srl b | shift right logical | | | |
| a sla b | shift left arithmetic | | | |
| a sra b | shift right arithmetic | | | |
| a rol b | rotate left | | | |
| a ror b | rotate right | | | |


| | | | | |
|--------|--------------------------|---------------------|-----------|---------|
| a = b | equal to | any | same as a | boolean |
| a /= b | not equal to | | | |
| a < b | less than | scalar or 1-D array | same as a | boolean |
| a <= b | less than or equal to | | | |
| a > b | greater than | | | |
| a >= b | greater than or equal to | | | |

| | | | | |
|-----------------|------|---------------|-----------|---------------|
| a and b | and | boolean, bit, | same as a | boolean, bit, |
| a or b | or | bit_vector | | bit_vector |
| a xor b | xor | | | |
| a nand b | nand | | | |
| a nor b | nor | | | |
| a xnor b | xnor | | | |

Operators in vhdl...

| overloaded operator | data type of operand a | data type of operand b | data type of result |
|----------------------------|-------------------------------|-------------------------------|----------------------------|
| not a | std_logic_vector std_logic | | same as a |
| a and b | | | |
| a or b | | | |
| a xor b | std_logic_vector | same as a | same as a |
| a nand b | std_logic | | |
| a nor b | | | |
| a xnor b | | | |


Types Conversion

| function |  | data type of operand a | data type of result |
|-----------------------------------|---|-----------------------------------|--------------------------------|
| <code>to_bit(a)</code> | | <code>std_logic</code> | <code>bit</code> |
| <code>to_stdlogic(a)</code> | | <code>bit</code> | <code>std_logic</code> |
| <code>to_bit_vector(a)</code> | | <code>std_logic_vector</code> | <code>bit_vector</code> |
| <code>to_stdlogicvector(a)</code> | | <code>bit_vector</code> | <code>std_logic_vector</code> |

Modeling the Behavior way

- *Architecture body*
 - describes an implementation of an entity
 - may be several per entity
- *Behavioral architecture*
 - describes the algorithm performed by the module
 - contains
 - *process statements*, each containing
 - *sequential statements*, including
 - *signal assignment statements* and
 - *wait statements*

Example



- Example: `my_ckt`
 - Inputs: `A`, `B`, `C`
 - Outputs: `X`, `Y`
- VHDL description:

```
entity my_ckt is
port (
    A: in bit;
    B: in bit;
    S: in bit;
    X: out bit;
    Y: out bit);
end my_ckt ;
```

- Functional Spec.
 - Behavior for output `X`:
 - When `S = 0`
`X <= A`
 - When `S = 1`
`X <= B`
 - Behavior for output `Y`:
 - When `X = 0` and `S = 0`
`Y <= '1'`
 - Else
`Y <= '0'`

VHDL Architecture

- VHDL description (sequential behavior):

```
architecture arch_name of my_ckt is
begin
  p1: process (A,B,S)
  begin
    if (S='0') then
      X <= A;
    else
      X <= B;
    end if;

    if ((X = '0') and (S = '0')) then
      Y <= '1';
    else
      Y <= '0';
    end if;

  end process p1;
end;
```

Error: Signals defined as output ports can only be driven and not read

VHDL Architecture..

```
architecture behav_seq of my_ckt is
```

```
  signal Xtmp: bit;
```

```
begin
```

```
  p1: process (A,B,S,Xtmp)
```

```
    begin
```

```
      if (S='0') then
```

```
        Xtmp <= A;
```

```
      else
```

```
        Xtmp <= B;
```

```
      end if;
```

```
      if ((Xtmp = '0') and (S = '0')) then
```

```
        Y <= '1';
```

```
      else
```

```
        Y <= '0';
```

```
      end if;
```

```
      X <= Xtmp;
```

```
    end process p1;
```

```
end;
```

Signals can only be defined in this place before the **begin** keyword

General rule: Include all signals in the sensitivity list of the process which either appear in relational comparisons or on the right side of the assignment operator inside the process construct.

In our example:

Xtmp and **S** occur in relational comparisons
A, **B** and **Xtmp** occur on the right side of the assignment operators

VHDL Architecture...

- VHDL description (concurrent behavior):

```
architecture behav_conc of my_ckt is
```

```
    signal Xtmp: bit;
```

```
begin
```

```
    Xtmp <= A when (S='0') else  
           B;
```

```
    Y <= '1' when ((Xtmp = '0') and (S = '0')) else  
           '0';
```

```
    X <= Xtmp;
```

```
end ;
```

Test Bench your Model

- Testing a design by simulation
- Use a *test bench* model
 - a Model that uses your Model
 - apply test sequences to your inputs
 - monitors values on output signals
 - either using simulator
 - or with a process that verifies correct operation
 - or logic analyzer

Analysis

- Check for syntax and logic errors
 - syntax: grammar of the language
 - logic: how your Model responds to stimuli/changes
- Analyze each *design unit* separately
 - entity declaration
 - architecture body
 - ...
 - put each design unit in a separate file -- *helps a lot.*
- Analyzed design units are placed in a *library*
 - make sure your Model is truly OOP

Simulation


- Discrete event simulation
 - time advances in discrete steps
 - when signal values change—*events* occur
- A processes is *sensitive* to events on input signals
- Initialization phase
 - each signal is given its initial value
 - simulation time set to 0
 - for each process
 - activate
 - execute until a wait statement, then suspend

Simulation Algorithm..


- Simulation cycle
 - advance simulation time to time of next transaction
 - for each transaction at this time
 - update signal value
 - event if new value is different from old value
 - for each process sensitive to any of these events, or whose “wait for ...” time-out has expired
 - resume
 - execute until a wait statement, then suspend
- Simulation finishes when there are no further scheduled transactions

A FIRST LOOK ON THE IDE

The Design Manager




Browse a design



Build a vhdl module

step1: Construct a new source



Build a vhdl module

step2: Define the entity (i/o)

Define Module

Specify ports for module.

Entity name


Architecture name

| Port Name | Direction | Bus | MSB | LSB |
|-----------|-----------|--------------------------|-----|-----|
| a | in | <input type="checkbox"/> | | |
| b | out | <input type="checkbox"/> | | |
| | in | <input type="checkbox"/> | | |
| | in | <input type="checkbox"/> | | |
| | in | <input type="checkbox"/> | | |
| | in | <input type="checkbox"/> | | |
| | in | <input type="checkbox"/> | | |
| | in | <input type="checkbox"/> | | |
| | in | <input type="checkbox"/> | | |
| | in | <input type="checkbox"/> | | |

More Info Next Cancel

Build a vhdl module

step3: Define the architecture



The screenshot shows the ISE Project Navigator interface. The main window displays the VHDL code for a module named 'not1'. The code defines the architecture Behavioral of the not1 entity. The code is as follows:

```
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity not1 is
33     Port ( a : in  STD_LOGIC;
34           b : out STD_LOGIC);
35 end not1;
36
37 architecture Behavioral of not1 is
38
39 begin
40
41 b <= not a ;
42 end Behavioral;
43
44
```

The interface also shows a Hierarchy view on the left with the following structure:

- Evenparityusingstructural
 - xa3s100e-4vqg100
 - not1 - Behavioral (not1.vhd)
 - xor2_1 - Behavioral (xor2_1.vhd)

The bottom status bar shows the current file is 'not1.vhd*' and the Design Summary window is open.

EXAMPLES

Comparator Example

Behavior Code

```
-----  
-- n-bit Comparator (ESD book figure 2.5) by Weijun Zhang, 04/2001  
-- this simple comparator has two n-bit inputs & three 1-bit outputs  
-----
```

```
library ieee;  
use ieee.std_logic_1164.all;  
-----  
entity Comparator is  
  generic(n: natural :=2);  
  port(    A:          in std_logic_vector(n-1 downto 0);  
         B:          in std_logic_vector(n-1 downto 0);  
         less:        out std_logic;  
         equal:       out std_logic;  
         greater:    out std_logic  
  );  
end Comparator;  
-----
```

Comparator Example..

Behavior Code & Simulation Waveforms

architecture behv of Comparator is

begin

 process(A,B)

 begin

 if (A<B) then

 less <= '1';

 equal <= '0';

 greater <= '0';

 elsif (A=B) then

 less <= '0';

 equal <= '1';

 greater <= '0';

 else

 less <= '0';

 equal <= '0';


 greater <= '1';

 end if;

 end process;

end behv;

Simulation Waveforms



4x1 Multiplexer

-- VHDL code for 4:1 multiplexor-- (ESD book figure 2.5)-- by Weijun Zhang, 04/2001

---- Multiplexor is a device to select different inputs to outputs. we use 3 bits vector to -- describe its I/O ports

```
library ieee;  
use ieee.std_logic_1164.all;
```

```
entity Mux is  
port(  
    I3:      in std_logic_vector(2 downto 0);  
    I2:      in std_logic_vector(2 downto 0);  
    I1:      in std_logic_vector(2 downto 0);  
    I0:      in std_logic_vector(2 downto 0);  
    S:       in std_logic_vector(1 downto 0);  
    O:       out std_logic_vector(2 downto 0)  
);  
end Mux;
```

4x1 Multiplexer ..

architecture behv1 of Mux is

```
begin
  process(l3,l2,l1,l0,S)
  begin
    -- use case statement
    case S is
      when "00" =>      O <= l0;
      when "01" =>      O <= l1;
      when "10" =>      O <= l2;
      when "11" =>      O <= l3;
      when others => O <= "ZZZ";
    end case;
  end process;
end behv1;
```

architecture behv2 of Mux is

```
begin
  -- use when.. else statement
  O <=  l0 when S="00" else
        l1 when S="01" else
        l2 when S="10" else
        l3 when S="11" else
        "ZZZ";
end behv2;
```

Simulation Waveforms



Decoder

```
-----  
-- 2:4 Decoder (ESD figure 2.5)-- by Weijun Zhang, 04/2001  
-- decoder is a kind of inverse process-- of multiplexor  
-----
```

```
library ieee;  
use ieee.std_logic_1164.all;  
-----
```

```
entity DECODER is  
port(   I:      in std_logic_vector(1 downto 0);  
       O:      out std_logic_vector(3 downto 0)  
);  
end DECODER;  
-----
```

architecture behv of DECODER is

begin

 -- process statement

 process (I)

 begin

 -- use case statement

 case I is

 when "00" => O <= "0001";

 when "01" => O <= "0010";

 when "10" => O <= "0100";

 when "11" => O <= "1000";

 when others => O <= "XXXX";

 end case;

 end process;

end behv;

architecture when_else of DECODER is

begin

 -- use when..else statement

 O <= "0001" when I = "00" else


 "0010" when I = "01" else

 "0100" when I = "10" else

 "1000" when I = "11" else

 "XXXX";

end when_else;



- For more details, refer to:
 - VHDL Tutorial: Learn by Example by Weijun Zhang
 - <http://esd.cs.ucr.edu/labs/tutorial/>
 - “**Introduction to VHDL**” presentation by Dr. Adnan Shaout, *The University of Michigan-Dearborn*
 - **The VHDL Cookbook**, Peter J. Ashenden, 1st edition, 1990.
- For inquiries, send to:
 - ahmad.elbanna@feng.bu.edu.eg